

Fig. 1




Fig. 2




Fig. 3






Fig. 4




Fig. 5




Fig. 6

30	0 28		26	24	22	20	18	16	14	12	10	8	6	4	2	0		
Opc ode				Nxt cell	Src Dest Port			Cos J		S E Cre		P	O Len					
30	28	Т	26	24	22	20	18	16	14	12	10	8	6	4	2	0		
Reserved			R	Reserved							1.0	Bc/Mc Portbitmap						
30	28		26	24	22	20	18	16	14	12	10	8	6	4	2	0		
U	Res		Untagged Portbitmap / Src Port Number (bit05)															
30	28		26	24	22	20	18	16	14	12	10	8	6	4	2	0		
	CPU Opcodes										TimeStamp							

Fig. 7

30 28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
Opcod	Dest Port / Destination Dev Id			Sre Port			DataLen			Е	EC ode	Cos	C	
						Ad	dress							
						Е	)ata							

Fig. 8




Fig. 9